• Home
  • ABOUT US
    • Objectives
    • Vision & Mission
    • Affiliation & Accreditation
    • Management
    • Principal
    • Rules & Regulations
    • Programmes Offered
    • Governing Council Board
    • Greviance Readdressal Comittee
    • Anti Ragging Committee
    • Anti Ragging Squad
  • ADMISSIONS
    • Admission Procedure
    • Undergraduate Admission
    • Postgraduate Admission
    • Fee Structure
  • ACADEMICS
    • CIVIL ENGINEERING
    • ELECTRICAL & ELECTRONICS ENGINEERING
    • MECHANICAL ENGINEERING
    • ELECTRONICS & COMMUNICATION ENGG
    • COMPUTER SCIENCE & ENGINEERING
    • BASIC SCIENCES AND HUMANITIES
    • MASTER OF BUSINESS ADMINISTRATION
  • ACTIVITIES
    • NSS
    • IQAC
    • ALUMINI
    • PROFESSIONAL BODIES
    • STUDENT CHAPTERS
    • EVENTS GALLERY
  • FACILITIES
    • CENTRAL LIBRARY
    • HOSTELS
    • MEDICAL
    • ENTERPRENUERSHIP CELL
    • TRANSPORT
    • CANTEEN
    • ESVCET
    • SPORTS & CULTURALS
    • INTERNET
    • COLLABORATION
  • P&T
    • PLACEMENT AND TRAINING
    • COMPETITIVE EXAMINATIONS
    • WEB PORTAL
    • PLACEMENT CONTACT DETAILS
    • JOB RECRUITERS
  • Contact

Electrical & Electronics Engineering

Faculty publications

Click Here For Latest Faculty Publications

2016-17
G.M.Anitha Proficient 15-BIT Flash ADC Design Using Wallace Tree Adder. GJFRA ISSN No:2277-8160,Vol No.5,Issue No.5 7
A.Uday Kumar A64-BIT KOgge Stone Cary Save Adder is Designed for Reducing area by using Zero Finding Logic IJVDOS ISSN No:2322-0929 Vol.5,IssuueNo..1
M.Priscilla Dinkar FRFT based 2nd order Poly-Bohman window for ECG de-noising
B.Satyasai Design of Threshold Logic Flip-Flop for Achieving Efficient Performance of system. IJMETMR ISSN No:2348-4845,Vol No.4,Issue No.1
P.Dalinaidu Cryptanalysis of Different Data Encryption Standards to Improve Robustness. IJMETMR ISSN No:2348-4845,Vol No.4,Issue No.1
K.Govindarao An Area Efficient Parallel Distributed Arithmetic Based VLSI Architecture for Design of 2D-DCT IJMETMR ISSN No:2348-4845,Vol No.4,Issue No.1
K.Govindarao Implementation of IEEE 754 Standard Floating point Arthmetic Operations via Exponent Adder. IJVDCS No: 2322-0920,Vol.5,Issue.1


Projects:

Click Here For Projects Info.
Number of projects done in the Department :
S.No Academic year Number of Projects
12018-20199
22017-201812
32016-201710
42015-201610
52014-201513
62013-201415
72012-201322
 Total Number of Projects 91


SVCET

  • SRI VENKATESWARA COLLEGE NH16, Etcherla, Srikakulam, Andhra Pradesh 532410

  • +91 9652000885 +91 9440149708 +91 9440252894.


  • principal_svcet@yahoo.com

© 2019 ISVC. All rights reserved | Design by ISVC